



Basic Xilinx Design Capture



This material exempt per Department of Commerce license exception TSU

© 2011 Xilinx, Inc. All Rights Reserved

Objectives

After completing this module, you will be able to:

- List various blocksets available in System Generator
- Describe how signals are fed to and results are read from a System Generator based design
- List various data types supported by System Generator
- Identify steps involved in performing hardware-in-the-loop verification
- State how hardware-in-the-loop verification is beneficial for complex system designs



Outline

- • **Gateway In/Gateway Out**
- Data Types
- Constructing Design Using Xilinx Design Capture
- System Generator Block
- HDL Co-Simulation
- Hardware Verification
- Summary

Interacting with SysGen Design

- The Simulink environment uses a “double” to represent numbers in a simulation. A double is a 64-bit two's complement floating point number
 - Because the binary point can move, a double can represent any number between $\pm 9.223 \times 10^{18}$ with a resolution of 1.08×10^{-19} ...a wide desirable range, but not efficient or realistic for FPGAs
- The Xilinx blockset uses n-bit fixed point numbers (two's complement optional)
- Thus, a conversion is required when Xilinx blocks communicate with Simulink blocks (Xilinx Blockset → MATLAB I/O → Gateway In/Out)



Gateway In



- The Gateway In block support parameters to control the conversion from double-precision to N-bit Boolean, signed (2's complement), or unsigned fixed-point precision
- During conversion the block provides options to handle extra bits
- Defines top-level input ports in the HDL design generated by System Generator
- Defines testbench stimuli when the Create Testbench box is checked in the System Generator block
- Names the corresponding port in the top level HDL entity

Gateway Out




- The Gateway Out block converts data from System Generator fixed point type to Simulink double
- Defines I/O ports for the top level of the HDL design generated by System Generator
- Names the corresponding output port on the top level HDL entity provided the option is selected

Outline

- Gateway In/Gateway Out
- • **Data Types**
- Constructing Design Using Xilinx Design Capture
- System Generator Block
- HDL Co-Simulation
- Hardware Verification
- Summary


FIX and UFIX Types

- FIX data type produces a signed two's complement number
- UFIX data type produces unsigned number
- When the output of a block is user defined, the number is further conditioned according to the selected Quantization and Overflow options



Boolean and DSP48 Types

- The Xilinx blockset also uses the type Boolean for control ports, such as CE and RESET
- The Boolean type is a variant of the one-bit unsigned number in that it will always be defined (High or Low).
 - A one-bit unsigned number can become invalid; a Boolean type cannot
- The DSP48 type is accessible when you parameterize a constant—it is helpful when driving the OPMODE input of the DSP48 block



Knowledge Check

Using the technique below, convert the following fractional values

- Define the format of the following twos complement binary fraction and calculate the value it represents

1	1	0	0	0	1	1	0	1	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---

Format = < _ _ _ >
Value =

- What format should be used to represent a signal that has:

a) Max value: +1 Min value: -1 Quantized to 12-bit data	b) Max value: 0.8 Min value: 0.2 Quantized to 10-bit data	c) Max value: 278 Min value: -138 Quantized to 11-bit data
---	---	--

Format = < _ _ _ > Format = < _ _ _ > Format = < _ _ _ >

- Fill in the table:

Operation	Full Precision Output Type
<Fix_12_9> + <Fix_8_3>	
<Fix_8_7> x <Ufix_8_6>	

Answers

Using the technique below, convert the following fractional values

- Define the format of the following twos complement binary fraction and calculate the value it represents



Format = <Fix_12_5>

$$\text{Value} = \frac{-917}{32} = -28.65625$$

- What format should be used to represent a signal that has:

a) Max value: +1 Min value: -1 Quantized to 12-bit data	b) Max value: 0.8 Min value: 0.2 Quantized to 10-bit data	c) Max value: 278 Min value: -138 Quantized to 11-bit data
---	---	--

Format = <FIX_12_10>

Format = <UFIX_10_10>

Format = <FIX_11_1>

- Fill in the table:

Operation	Full Precision Output Type
<Fix_12_9> + <Fix_8_3>	<Fix_15_9>
<Fix_8_7> x <Ufix_8_6>	<Fix_16_13>


Outline

- Gateway In/Gateway Out
- Data Types
- **Constructing Design Using Xilinx Design Capture**
- System Generator Block
- HDL Co-Simulation
- Hardware Verification
- Summary


Creating a System Generator Design

Open the Simulink library browser by clicking the Simulink library browser button


Click on New Model button to create a blank model page



MATLAB



Simulink Library Browser





Simulink Diagram


Use the Xilinx DSP blockset to capture the design

Creating a System Generator Design

- Build the design by dragging and dropping blocks from the Xilinx blockset onto your new sheet
- Design entry is similar to a schematic editor




Connect blocks by pulling the arrows at the sides of each block




Finding Blocks

- Use the Find feature to search ALL Simulink libraries
- The Xilinx blockset has eleven major sections
 - AXI4: FFT, VDMA
 - Basic elements: counters, delays
 - Communication: error correction blocks
 - Control Logic: MCode, black box
 - DSP: FDATool, FFT, FIR
 - Data Types: convert, slice
 - Index: all Xilinx blocks (a quick way to view all blocks)
 - Math: multiply, accumulate, inverter
 - Memory: dual port RAM, single port RAM
 - Shared memory: FIFO
 - Tools: ModelSim, resource estimator




Configuring Your Blocks

- Double-click or go to Block Parameters to view and change the configurable parameters of a block using multi-tabbed GUI
- Number of tabs and type of configurable parameters under each tab is block dependent
- Some common parameters are:
 - Precision: User defined or full precision
 - Arithmetic Type: Unsigned or two's complement
 - Number of Bits: total and fraction
 - Overflow and quantization: Saturate or wrap overflow, truncate or round quantization
 - Latency: Specify the delay through the block
- **Note:** While all parameters can be simulated, not all are realizable




Configuring Your Blocks

- Some common parameters are:
 - Provide Reset and Enable Ports
 - Sampling Period: Can be inherited with a “-1” or must be an integer value
 - Use Behavioral HDL
 - Use Placement Information for Core
 - FPGA Area/Use Area Above For Estimation
 - Slices
 - FFs
 - LUTs
 - IOBs
 - Embedded Mults
 - TBUFs
- **Note:** While all parameters can be simulated, not all are realizable




Values Can Be MATLAB Equations

- You can also enter equations in the block parameters, which can aid in calculation and in your understanding of the model parameters
- The equations are calculated at the beginning of a simulation
- Useful MATLAB™ operators
 - + add
 - - subtract
 - * multiply
 - / divide
 - ^ power
 - pi (3.1415926535897....)
 - exp(x) exponential (ex)



Creating a System Generator Design




Basic XDC 19

© 2011 Xilinx, Inc. All Rights Reserved

For Academic Use Only



System Generator Design



Basic XDC 20

© 2011 Xilinx, Inc. All Rights Reserved

For Academic Use Only



Outline

- Gateway In/Gateway Out
- Data Types
- Constructing Design Using Xilinx Design Capture
- • **System Generator Block**
- HDL Co-Simulation
- Hardware Verification
- Summary



Sample Period

- Every System Generator signal must be “sampled”; transitions occur at equidistant discrete points in time, called *sample times*
- Each block in a Simulink design has a “sample period,” and it corresponds to how often the function of that block is calculated and the results outputted
- The sample period of a block *directly* relates to how that block will be clocked in the actual hardware
- This sample period must be set explicitly for:
 - Gateway In
 - Blocks without inputs (**Note:** constants are idiosyncratic)
- The sample period can be “derived” from the input sample times for other blocks
- Remember Nyquist’s theorem ($F_s \geq 2f_{\max}$) when setting sample periods

System Generator Token


Setting the Global Sample Period

- The Simulink System Period(sec) *must* be set in the System Generator token. For single-rate systems, it will be the same as the sample periods set in the design. More on multi-rate designs later



System Generator Token

Selecting a compilation target



- Speed up simulation**
 - Various varieties of hardware co-simulation


- Generate Hardware**
 - HDL Netlist, NGC Netlist, Bitstream

- Analyze Performance**
 - Timing Analysis


- Connect in a larger design**
 - Export as pcore to EDK
 - Connect in ISE Foundation

System Generator Token

Generating HDL Code



Once complete, double-click the System Generator token



- Specify the implementation Parameters
 - HDL Netlist as the compilation mode
 - Select the target part
 - Set HDL language
 - Set the FPGA Clock Period (in Clocking tab)
 - Check Create Testbench
- Generate the HDL

System Generator Output Files

- Design files
 - VHD or V (HDL design files)
 - EDN or NGC (core implementation file and netlist file)
 - XCF (Xilinx constraints file for timing constraints)
- Project files
 - ISE (Project Navigator project file)
 - SGP (System Generator project file for Project Navigator)
 - TCL (scripts for Synplify and Leonardo project creation)
- Simulation files
 - DO (simulation scripts for MTI)
 - DAT (data files containing the test vectors from System Generator)
 - _tb.VHD or _tb.V (simulation testbench)


Outline

- Gateway In/Gateway Out
- Data Types
- Constructing Design Using Xilinx Design Capture
- System Generator Block
- **HDL Co-Simulation**
- Hardware Verification
- Summary




Black Box


- Allows a way to import HDL models into System Generator
- Allows co-simulation of black box HDL with Simulink by using either the ModelSim or the ISE® Simulator tool
- Integrates the imported HDL and implementation files (EDN, NGC) with the netlist generated from System Generator



HDL Import Flow



HDL Co-Simulation Flow



HDL Co-Simulation (Step 1)

Drag a black box into the model

Select the file that contains the entity description for the black box

The Configuration Wizard detects HDL files and customizes the block

HDL Co-Simulation (Step 2)


ModelSim Simulator

Drag a ModelSim block into the model

Select the ModelSim simulator simulation mode

HDL Co-Simulation (Step 3)

ISE Simulator



Basic XDC 35

© 2011 Xilinx, Inc. All Rights Reserved

For Academic Use Only



Outline

- Gateway In/Gateway Out
- Data Types
- Constructing Design Using Xilinx Design Capture
- System Generator Block
- HDL Co-Simulation
- ➔ • **Hardware Verification**
- Summary

Basic XDC 36

© 2011 Xilinx, Inc. All Rights Reserved

For Academic Use Only



Why Hardware Co-simulation?

- Ease of use - users do not need to know:
 - VHDL/Verilog
 - How to run the Xilinx tools
 - Details about the FPGA architecture
 - 3rd party boards API
 - Device driver details
- Hardware verification
- And of course, speedup

Choosing a Compilation Target

Start with a model that is ready to be compiled for hardware co-simulation.

The screenshot shows the Xilinx System Generator interface. On the left, a block diagram is visible with a 'Sine Wave' block connected to an 'Input_a' block, a 'Constant' block connected to an 'Input_b' block, and both feeding into an 'AddSub' block. The output of 'AddSub' is connected to an 'Out' block, which is connected to a 'Scope' block. The 'System Generator' logo is at the bottom of the diagram. On the right, the 'System Generator: cosim_ex' dialog box is open, showing the 'Compilation' section. A dropdown menu is open, showing options: 'HDL Netlist', 'NGC Netlist', 'Bitstream', 'EDK Export Tool', 'Hardware Co-Simulation', 'Timing Analysis', and 'New Compilation Target...'. The 'Hardware Co-Simulation' option is selected, and a sub-menu is open showing 'ML402', 'MicroBlaze Multimedia Board', 'XtremeDSP Development Kit', and 'PCI and USB'. The 'XtremeDSP Development Kit' option is selected, and a further sub-menu is open showing 'JTAG' and 'PCI and USB'. The 'JTAG' option is selected. The 'Synthesis Tool' field is empty.

Select an appropriate compilation target from the System Generator block dialog box.

Design Compilation

The image shows two windows from the Xilinx System Generator. The 'System Generator: cosim_ex' window is in the foreground, showing compilation settings. The 'Compilation status' window is open on top, displaying the progress of the compilation process.

System Generator: cosim_ex

Compilation: XtremeDSP Development Kit (PCI) Settings

Part: Virtex2 xc2v2000-4fg676

Target Directory: .netlist Browse

Synthesis Tool: XST Hardware Description Language: VHDL

FPGA Clock Period (ns): 25 Clock Pin Location: Fixed

Create Testbench Import as Configurable Subsystem

Provide clock enable clear pin

Override with Doubles: According to Block Settings

Simulink System Period (sec): 1

Block Icon Display: Default

Buttons: Generate, OK, Apply, Cancel, Help

Compilation status

Synthesizing model files

Macro Statistics

- Registers : 2
- Flip-Flops : 2

* Low Level Synthesis *

Loading device for application Rf_Device from file '2v2000.ngh' in environment c:\1\8xp\Xilinx1.

Optimizing unit <cosim_ex_cvb ...

Buttons: OK, Cancel, Hide Details

User presses the Generate button.

Design is automatically compiled to produce a bitstream.

Basic XDC 39

© 2011 Xilinx, Inc. All Rights Reserved For Academic Use Only

Run-time Co-simulation Blocks

The image shows the Xilinx System Generator interface with a block diagram and a scope window. The block diagram includes a sine wave, a constant, two input blocks (Input_a and Input_b), an AddSub block, and a Scope block. A library window shows a parameterized run-time co-simulation block.

cosim_ex

File Edit View Simulation Format Tools Help

Sine Wave

Constant

Input_a

Input_b

AddSub

Out

sum

Scope

Library: cosim_ex_hwcosi...

File Edit View Format Help

input_a Xtreme DSP sum

input_b

cosim_ex hwcosim

Ready 100% Unlocked

Scope

2

1

0

0 2 4 6 8 10

Time offset: 0

The post-generation function creates a new library containing a parameterized run-time co-simulation block.

The co-simulation run-time block is added to the original user model.

Basic XDC 40

© 2011 Xilinx, Inc. All Rights Reserved For Academic Use Only

Choosing an Interface

- PCI/PCMCIA
 - Specialized co-simulation interfaces for a handful of boards (i.e., not a general solution)
 - Fastest co-simulation solution.
 - Ideally suited for high-bandwidth co-simulation applications
- JTAG (Parallel/USB)
 - Support for *any* board with a Xilinx FPGA, JTAG header, and clock source
 - Burst-transfer support
 - 1 Mbps down to the board
 - 0.5 Mbps back from the board
- Ethernet
 - Point-to-point
 - Network-based

Ethernet Hardware Co-simulation

- Two flavors:
 - Network-based
 - Remote access
 - 10/100/1000 Base-T
 - Ethernet-based configuration
 - Point-to-Point
 - Requires a direct connection between host PC and FPGA
 - 10/100/1000 Base-T
 - Ethernet configuration

Outline

- Gateway In/Gateway Out
- Data Types
- Constructing Design Using Xilinx Design Capture
- System Generator Block
- HDL Co-Simulation
- Hardware Verification



- **Summary**

Knowledge Check

Knowledge Check

- Describe the steps involved in hardware-in-the-loop verification

Answers

- Describe the steps involved in hardware-in-the-loop verification
 - Hardware-in-the-loop is a Simulink hardware accelerator which enables design verification in hardware. It is a Simulink-to-bitstream-to-Simulink push-button flow to simulate HDL-based and EDIF-based design
 - Three simple steps
 - Select the target board as a compilation option in the System Generator token
 - Compile (Generate) the design for the co-simulation
 - Copy a co-simulation run-time block into the user model

Knowledge Check

- List data types supported by the Xilinx System Generator blocks

Answers

- List data types supported by the Xilinx System Generator blocks
 - Twos complement signed (FIX)
 - Unsigned (UFIX)
 - Boolean
 - DSP48

Summary

- Every System Generator design interfaces with Simulink sources/sinks/blocks using Gateway In and Gateway Out blocks
- Gateway In block when realized in hardware provides input port at a top hierarchy level
- Gateway Out block when realized in hardware provides output port at a top level hierarchy level
- Hardware-in-the-loop enables verification of the design using hardware

Where Can I Learn More?

- Tool documentation
 - *Simulink Browser* → *Help* → *Simulink Help* → *Xilinx System Generator*
 - *A Tutorial Introduction*
 - *Using FPGA Hardware in the Loop*
 - *Hardware Design Using System Generator* → *System Level Modeling*
 - *Hardware Design Using System Generator* → *Automatic Code Generation*
- Examples
 - `<Matlab_install>\toolbox\xilinx\sysgen\examples`
- Support Website
 - DSP Website: <http://www.xilinx.com/dsp>